input [Fig. 14.6(a)], the processor would have been allowed to be busy in other duties rather than checking
the End of Conversion output continuously. As soon as the processor is interrupted, it would have imme-
diately executed its ISR to acquire the data from the ADC.
Figure 14.7 Schematic representation of Example 14.1
(a)
Read P1 at interrupt
8051
P1
12
INT0
(b)
If P1.7 = 1 then
30H
Store
31H
Decrement by 1
P1
(c)
disable INTO
If
00
31H
then
8051
P1
12
INT0
Accurate information of the external interrupt generating signal, specially about its timing
features, must be known to the software developer for developing an accurate delay
routine to ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month, and much more.