Modules are fundamental building blocks for structural and behavioral system description in the Verilog-A language. Ports provide module connectivity and allow communication between a module and its environment. When working on large designs, it is a common practice to decompose a system into a set of interconnected modules representing system components. Verilog-A supports a hierarchical system design by allowing modules to be instantiated within other modules. Higher-level modules create instances of lower-level modules and communicate with them ...
4. Modules and Ports
Get A Practical Guide to Verilog-A: Mastering the Modeling Language for Analog Devices, Circuits, and Systems now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.