2. Chip-to-Chip Timing and Simulation

As signal integrity engineers, we need to understand and quantify the dominant failure mechanisms present in each digital interface if we want to achieve the goal of adequate operating margins across future manufacturing and operating conditions. Ideally, we would have the time and resources to perform a quantitative analysis of the operating margins for each digital interface in the system, but most engineers do not live in an ideal world. Instead, they must rely on experience and sound judgment for the less-critical interfaces and spend their analysis resources wisely on the interfaces that they know will have narrow operating margins. Regardless of company size or engineering resources available, the ...

Get A Signal Integrity Engineer's Companion: Real-Time Test and Measurement and Design Simulation now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.