Skip to Main Content
Architecting and Building High-Speed SoCs
book

Architecting and Building High-Speed SoCs

by Mounir Maaref
December 2022
Intermediate to advanced content levelIntermediate to advanced
426 pages
10h 40m
English
Packt Publishing
Content preview from Architecting and Building High-Speed SoCs

3

Basic and Advanced On-Chip Busses and Interconnects

This chapter will begin by providing an overview of the buses and interconnects that are used within an SoC. We will introduce the concepts of data sharing and coherency and how to solve their associated challenges. This will give you a good introduction to the Advance Microcontroller Bus Architecture (AMBA) and the Open Core Protocol (OCP) protocols. Finally, we will cover the data movement within an SoC and how to use DMA engines.

In this chapter, we’re going to cover the following main topics:

  • On-chip buses and interconnects overview
  • ARM AMBA interconnect protocols suite
  • OCP interconnect protocol
  • DMA engines and data movements
  • Data sharing and coherency challenges

On-chip buses and interconnects ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Architecting High-Performance Embedded Systems

Architecting High-Performance Embedded Systems

Jim Ledin
Make: FPGAs

Make: FPGAs

David Romano
Learning FPGAs

Learning FPGAs

Justin Rajewski

Publisher Resources

ISBN: 9781801810999Supplemental Content