Skip to Main Content
Architecting and Building High-Speed SoCs
book

Architecting and Building High-Speed SoCs

by Mounir Maaref
December 2022
Intermediate to advanced content levelIntermediate to advanced
426 pages
10h 40m
English
Packt Publishing
Content preview from Architecting and Building High-Speed SoCs

5

Basic and Advanced SoC Interfaces

In this chapter, we will define an SoC interface for a given function. Then, we will look at the different memory interfaces for on-chip and off-chip memories, their topologies and architectural features, and the criteria for choosing a given interface (or a combination of many). We will cover the fundamentals of the processor caches and the memory management unit (MMU) while focusing on the Cortex-A9 implementation. Finally, we will explore the main data storage interfaces.

In this chapter, we’re going to cover the following main topics:

  • Interface definition by function
  • Processor cache fundamentals
  • Processor MMU overview
  • Memory and storage interface topology

Interface definition by function

As a generic ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Architecting High-Performance Embedded Systems

Architecting High-Performance Embedded Systems

Jim Ledin
Make: FPGAs

Make: FPGAs

David Romano
Learning FPGAs

Learning FPGAs

Justin Rajewski

Publisher Resources

ISBN: 9781801810999Supplemental Content