Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
Communication Buses for SoC Architectures 25
2.2.2.2 Multilayer AHB Interface
The Multilayer AHB specification [5] emerges with the aim of increasing the
overall bus bandwidth and provides a more flexible interconnect architecture
with respect to AMBA AHB. This is achieved by using a more complex inter-
connection matrix that enables parallel access paths between multiple masters
and slaves in a system.
Figure 2.3 shows a schematic view of the multilayer concept.
The multilayer bus architecture allows the interconnection of unmodified
standard AHB or AHB-Lite master and slave modules with an increased avail-
able bus bandwidth. The resulting architecture ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716