Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
NoC Architectures 93
from source to destination, or the number of links it traverses, defines the hop
count. This is a very simple and useful means for measuring network latency,
since every node and link incurs some propagation delay, even when there is
no contention.
The first aspect to take into account when selecting which topology to use
for a network is the patterns of traffic that will go through the network. So, in
order to determine the most appropriate topology for a system an investigation
of the advantages and drawbacks of a number of common topologies with
respect to the application at hand must be done during the early design stages.
The most common topologies in NoC designs are 2-D mesh and torus,
which constitute over 60% of cases.
3.4.2
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716