Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
Hybrid Topology Exploration for RF-Based On-Chip Networks 231
0
20
40
60
80
100
120
140
160
180
0.01
0.04
0.06
0.08
0.09
0.1
0.11
0.12
0.14
0.145
0.15
0.155
0.16
0.165
0.17
0.18
0.185
0.19
0.195
Network power consumption
Injection rate
LC mesh
LC meshRF-100%
LC meshRF-50%
LC meshRF-25%
FIGURE 6.29
Network power consumption of Mesh+RF for LC traffic at 256 nodes.
lower power than the base case. Thus, as the network size increases, the power
savings due to lower hop count can compensate for the overhead of using RF-I.
Figure 6.30 shows the energy delay product improvement of RF-enhanced
mesh over the base mesh for the four sizes. This figure shows that for UR
and LC traffic patterns when
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716