Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
236 Communication Architectures for SoC
0
2
4
6
8
10
12
14
16
18
Network power consumption (W)
Injection rate
UR hier
UR hierRF-100%
UR hierRF-50%
LC hier
LC hierRF-100%
LC hierRF-50%
FIGURE 6.37
Network power consumption of Hier+RF for a 64-node network.
32 routers in the global network. Due to the small size, there is minimal per-
formance impact of RF for the LC traffic case as seen in Figure 6.36. For the
UR case, we find that 100% usage gives throughput and latency benefits. For
256 nodes, the RF-enhanced topology at 100% usage does as well as the base
case under LC traffic pattern (see Figure 6.38). This means that RF decreased
the delay variability in the global net ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716