Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
338 Communication Architectures for SoC
Although we have seen a selection function D for one instant and one data
bit, multiple bits and multiple instants can be used in order to increase the
difference between the correct key guess and the incorrect ones. For instance,
Messerges et al. [80] use d-bit data and two sets, and they assign those with
greater Hamming Weight to S
1
(H(V
ij
d/2) and the rest to S
0
(H(V
ij
<
d/2). In [9] Bevan improves the DPA attack using 4-bit D function. Instead of
deciding the key value when the four selection functions agree, they sum the
four differences of means to reach a solution faster. This solution is possible
because
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716