Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
348 Communication Architectures for SoC
The alternative to this approach is to build secure logic cells based on
existing standard cells. In this case, the design effort for new cell libraries is
minimal. This is the motivation for logic styles like WDDL [122] or MDPL [96].
Of course, each of the proposed logic styles also has other pros and cons
besides the design effort for the cells. Dual-rail precharge (DRP) logic styles
(e.g., SABL, TDPL, WDDL), which belong to the group of hiding logic styles,
are for example smaller than masked logic styles (e.g., MDPL, RSL, DRSL).
However, the security of DRP logic styles strongly depends on the balancing
of complementary wires in the circuit, while this is not the case for masked
logic styles. Design methods ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716