Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
Security Issues in SoC Communication 353
2. Leakage caused by the difference of delay time between the input signals
of WDDL gates.
The impact of these leakages has been studied by Suzuki and Saeki [115].
The power consumption at the CMOS gate can be generally evaluated by:
P
total
= p
t
· C
L
· V
2
dd
· f
clk
+ p
t
· I
sc
· V
dd
· f
clk
+ I
leakage
· V
dd
(8.15)
where C
L
is the loading capacitance, f
clk
is the clock frequency, V
dd
is the
supply voltage, p
t
is the transition probability of the signal, I
sc
is the direct-
path short circuit current, and I
leakage
is the leakage current. As realized
from the formula 8.15, the power consumption at the first term is different
between the ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716