Skip to Main Content
Communication Architectures for Systems-on-Chip
book

Communication Architectures for Systems-on-Chip

by José L. Ayala
September 2018
Intermediate to advanced content levelIntermediate to advanced
449 pages
13h 16m
English
CRC Press
Content preview from Communication Architectures for Systems-on-Chip
Security Issues in SoC Communication 393
[34] J. den Hartog, J. Verschuren, E. P. de Vink, J. de Vos, and W. W.
Pinpas: A tool for power analysis of smartcards. In D. Gritzalis, S.
De Capitani di Vimercati, P. Samarati, and S. K. Katsikas, editors, SEC,
volume 250 of IFIP Conference Proceedings, 453–457. Kluwer, Norwell,
MA, 2003.
[35] J. M. Moya et al. SORU: A reconfigurable vector unit for adaptable
embedded systems. In ARC ’09: Proceedings of the 5th International
Workshop on Reconfigurable Computing: Architectures, Tools and Ap-
plications, 255–260, Springer-Verlag, Berlin Heidelberg, 2009.
[36] P. N. Fahn and P. K. Pearson. IPA: A new class of power attacks. In
C. K. Ko¸c and C. Paar [21], 173–186.
[37] J. J. A. Fournier, S. Moore, H. L. R. Mullins, ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Autonomic Networking-on-Chip

Autonomic Networking-on-Chip

Phan Cong-Vinh
On-Chip Communication Architectures

On-Chip Communication Architectures

Sudeep Pasricha, Nikil Dutt
Networks on Chips

Networks on Chips

Giovanni De Micheli, Luca Benini, Davide Bertozzi, Israel Cidon, Kees Goossens, Kwanho Kim, Kangmin Lee, Se-Joong Lee, Srinivasan Murali, Hoi-Jun Yoo

Publisher Resources

ISBN: 9781439841716