C
Cache bandwidth
caches, 78
multibanked caches, 85–86
nonblocking caches, 83–85
pipelined cache access, 82
Cache block
AMD Opteron data cache, B-13, B-13 to B-14
cache coherence protocol, 357–358
compiler optimizations, 89–90
critical word first, 86–87
definition, B-2
false sharing, 366
GPU comparisons, 329
inclusion, 397–398
memory block, B-61
miss categories, B-26
miss rate reduction, B-26 to B-28
scientific workloads on symmetric shared-memory multiprocessors, I-22, I-25, I-25
way prediction, 81
write invalidate protocol implementation, 356–357
write strategy, B-10
Get Computer Architecture, 5th Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
