Skip to Main Content
Computer Arithmetic and Validity
book

Computer Arithmetic and Validity

by Ulrich Kulisch
April 2013
Intermediate to advanced content levelIntermediate to advanced
456 pages
16h 7m
English
De Gruyter
Content preview from Computer Arithmetic and Validity
272 Chapter 8 Scalar products and complete arithmetic
53 x 53 bit
multiplication
by 27 × 27 bit
multiplier
5311
53
32
64
12
6
6
11
64
64 64
shifter
106
mant (a
i
)exp (a
i
b( tnam)
i
)exp (b
i
)
adder
dual port RAM
64 × 67
complete register
& flag registers
adder
address
decoder
flag
control
exception interface
data bus
Figure 8.8. Block diagram for an SPU with 32 bit data supply and sequential addition into
the CR.
8.6.2 A coprocessor chip for the exact scalar product
A vector arithmetic coprocessor chip XPA 3233 for the PC was developed in a CMOS
0.8 m VLSI gate array technology at the author’s Institute in 1993/94 in collaboration
with the Institute for Microelectronics at the Universität ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Arithmetic and Logic in Computer Systems

Arithmetic and Logic in Computer Systems

Mi Lu
Interval Analysis

Interval Analysis

Günter Mayer

Publisher Resources

ISBN: 9783110301731