improved back-oﬀ eﬃciency,” in IEEE Topical Meeting on Silicon Mono-
lithic Integrated Circuits in RF Systems , Jan 2013, pp. 6–8.
 A. Scuderi, C. Santagati, M. Vaiana, F. Pidala, and M. Papa ro, “ Bal-
anced sige pa module for multi-band and multi-mode cellular-phone ap-
plications,” in IEEE International Solid-State Circuits Conference, Feb
2008, pp. 5 72–637.
 G. Liu, P. Haldi, T.-J. K. Liu, and A. Niknejad, “Fully integrated CMOS
power ampliﬁer with eﬃciency enhancement at power back-oﬀ,” IEEE
Journal of Solid-State Circuits, vol. 43, no. 3, pp. 600–609, March 2008.
 D. Chowdhury, C. Hull, O. Degani, Y. Wang, and A. Niknejad, “A fully
integrated dual-mode highly linear 2.4 ghz CMOS power a mpliﬁer fo r
4g WIMAX applications,” IEEE Journal of Solid-State Circuits, vol. 44,
no. 12, pp. 3393–3402, Dec 2009.
 G. Hau and M. Singh, “Multi-mode WCDMA power ampliﬁer module
with improved low-power eﬃciency using stage-bypass,” in IEEE Radio
Frequency Integrated Circuits Symposium, May 2010, pp. 163–166.
 J. Kim, Y. Yoon, H. Kim, K. H. An, W. Kim, H.-W. Kim, C.-H. Lee, and
K. Kornegay, “A linear multi-mode CMOS power ampliﬁer with discrete
resizing and concurrent power combining structure,” IEEE Journal of
Solid-State Circuits, vol. 46, no. 5, pp. 1034–1048, May 2011.
 B. Koo, T. Joo, Y. Na, and S. Hong, “A fully integrated dual-mode
CMOS power ampliﬁer for WCDMA applications,” in IEEE Interna-
tional Solid-State Circuits Conference, Feb 2012, pp. 82–84.
 H. Jeon, Y. Park, Y.-Y. Huang, J. Kim, K.-S. Lee, C.-H. Lee, and
J. Kenney, “A triple-mode balanced linear CMOS power ampliﬁer using
a switched-quadrature coupler,” IEEE Journal of Solid-State Circuits,
vol. 47, no. 9, pp. 2019–2032, Sept 2012.
 W. Fei, H. Yu, K. S. Yeo, X. Liu, and W. M. Lim, “A 44-to-60ghz,
9.7dbm p1db, 7.1% pae powe r ampliﬁer with 2d distributed power com-
bining by metamaterial-based zero-phase-shifter in 65nm CMOS,” in
IEEE MTT-S International Microwave Symposium, June 2012, pp. 1–3.
 W. Fei, H. Yu, W. M. Lim, and J. Re n, “A 53-to-73ghz power ampliﬁer
with 7 4.5mw/mm2 output power density by 2d diﬀerential power com-
bining in 65nm CMOS,” in IEEE Radio Frequency Integrated Circuits
Symposium, June 2013, pp. 271–274.
 F. Shirinfar, M. Nariman, T. Sowlati, M. Ro fougaran, R. Rofougaran,
and S. Pamarti, “A fully integr ated 22.6dbm mm-wave pa in 40nm
CMOS,” in IEEE Radio Frequency Integrated Circuits Symposium, June
2013, pp. 2 79–282.