O'Reilly logo

Designing SOCs with Configured Cores by Steve Leibson

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

4.7. TIE Registers and Register Files

New instructions alone can help improve a processor’s performance for specific applications, but instruction extension is aided immensely when processor state can also be added. The first, perhaps most familiar form of processor state is the register file. All Xtensa processors contain a 32-bit, general-purpose register file that has either 32 or 64 entries, depending on processor configuration. However, the world of applications is hardly limited to 32-bit data types, as demonstrated in the SIMD vectorized example shown in the previous section.

It’s not difficult to use 32-bit register-file entries to store smaller data types but some applications may employ data types wider than 32-bits. The conventional ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required