Skip to Main Content
Digital Arithmetic
book

Digital Arithmetic

by Miloš D. Ercegovac, Tomás Lang
September 2003
Intermediate to advanced content levelIntermediate to advanced
709 pages
26h 51m
English
Morgan Kaufmann
Content preview from Digital Arithmetic
Exercises
471
8.21
(as stated in the text, as an approximation the delay can be obtained by the sum
of the delays in the critical path) for single precision and for double precision.
Pipeline the floating-point adder (for single precision and for double) for a
clock rate of 200 MHz. To account for clock skew and other delays, the stage
delay should not be larger than 80% of the clock cycle.
[Executing FLPT
addition and subtraction on
improved single-path implemen-
tation] Perform the following operations using the implementation of Figure 8.8.
Include the guard bits, perform all four rounding modes, and determine if there
is an exponent overflow. ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Computer Arithmetic in Practice

Computer Arithmetic in Practice

Sławomir Gryś

Publisher Resources

ISBN: 9781558607989