O'Reilly logo

Dynamic RAM by Muzaffer A. Siddiqi

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

2

DRAM Cell Development

2.1    Introduction

Low cost per bit and high packing density of DRAMs are unmatched by any other semiconductor memory. Within the limitations of fabrication processes, mainly lithography, area of the memory cell layout is very crucial as it has direct impact on the performance and the cost. The initial-stage cell was a simpler entity, of course, in comparison to the complex products of today, in the form of a single access transistor and a storage capacitor laid side by side in two dimensions; it has been called a planar DRAM cell. Overall cell size continued to shrink without any serious obstacles till the 1–4 Mbit range. However, beyond that, shrinking of the cell in two dimensions became impracticable, because ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required