Optimization of the Dynamic Energy Consumption and Signal Mapping 235
6. M.B. Kamble and K. Ghose, “Analytical dissipation models for low-
power caches,” Proc. ACM/IEEE Int. Symposium on Low-Power
Design, Monterey, CA, pp. 143–148, August 1997.
7. U. Ko, P.T. Balsara, A.K. Nanda, “Energy optimization of multilevel
cache architectures for RISC and CISC processors,” IEEE Trans. on
VLSI Syst., vol. 6, no. 2, pp. 299–308, June 1998.
8. R.I. Bahar, G. Albera, and S. Manne, “Power and performance trade-
offs using cache strategies,” Proc. ACM/IEEE Int. Symposium on Low-
Power Design, Monterey, CA, pp. 64–69, August 1998.
9. W. Shiue and C. Chakrabarti, “Memory exploration for low power em-
bedded systems,” Proc. 36th ACM/IEEE Design Automation Conf.,
New Orleans, ...