Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
9.5 STUCK-AT FAULTS AND THE EFFECT OF HAZARD COVER 413
FIGURE 9.20
Effect of stuck-at fault on function N
XOP
in Eq. (9.12). (a) AND representing the A
¯
BCD term and
showing a stuck-at fault on input C. (b) Timing diagram showing effect of the stuck-at 0 fault and the
masking effect of hazard cover.
two-level SOP or POS counterparts. This, of course, is one advantage in the use of XOP,
EOS, and CRMT circuits discussed in Chapter 5. However, if static hazards must be elimi-
nated in these circuits prior to fault testing, this advantage may be lessened or eliminated.
Static hazard cover must always be redundant cover (i.e., not essential to function represen- ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951