Skip to Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
460 CHAPTER 10 / INTRODUCTION TO SYNCHRONOUS STATE MACHINE DESIGN
The external hardware requirememts in the design of the FET ST flip-flop can be min-
imized by using an RET JK flip-flop as the memory in place of a D flip-flop. If the D
excitation table in Fig. 10.46c is replaced by that for the JK flip-flops in Fig. 10.40c, the NS
functions become J = S + T and K =
¯
S, a reduction of one gate. It is left to the reader to
show the mapping details.
A Special-Purpose Clocked SR Latch As used in this text, the term latch refers to
gated or clocked memory elements that do not have data lockout character and that exhibit
transparency, or that lose their mixed-rail ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

The Electrical Engineering Handbook

The Electrical Engineering Handbook

Wai Kai Chen
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin

Publisher Resources

ISBN: 9780126912951