Skip to Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
10.11 SETUP AND HOLD-TIME REQUIREMENTS OF FLIP-FLOPS 465
FIGURE 10.53
Clock voltage waveforms showing sampling interval (t
su
+t
h
) during which time the data inputs must
remain stable at their proper logic levels. (a) Rising edge of the clock waveform. (b) Falling edge of
the clock waveform.
10.11 SETUP AND HOLD-TIME REQUIREMENTS OF FLIP-FLOPS
Flip-flops will operate reliably only if the data inputs remain stable at their proper logic levels
just before, during, and just after the triggering edge of the clock waveform. To put this in
perspective, the data inputs must meet the setup and hold-time requirements established by
clock, the sampling variable ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

The Electrical Engineering Handbook

The Electrical Engineering Handbook

Wai Kai Chen
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin

Publisher Resources

ISBN: 9780126912951