Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
466 CHAPTER 10 / INTRODUCTION TO SYNCHRONOUS STATE MACHINE DESIGN
FIGURE 10.54
Examples of proper and improper sampling of the data input. (a) Portion of the resolver state diagram
for an RET D flip-flop. (b) Voltage waveforms showing proper and improper sampling of the D
waveform during the sampling interval of CK.
the FSM is in state a and that the rising edge of CK is to sample the D input waveform, two
sampling possibilities are illustrated by the voltage waveforms for CK and D in Fig. 10.54b.
Proper sampling occurs when the data input D is stable at logic level 1 in advance of the
rising edge of CK and maintained during the sampling interval. Improper ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951