Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
504 CHAPTER 11 / SYNCHRONOUS FSM DESIGN CONSIDERATIONS
FIGURE 11.12
Mixed-rail output response of the basic cells and conditions for internally initiated s-hazard formation.
(a) Logic circuit and mixed-rail output response for the set-dominant (SOP) basic cell showing
conditions for POS hazard formation. (b) Logic circuit and mixed-rail output response for the reset-
dominant basic cell showing conditions for SOP hazard formation.
variable). If such an s-hazard is formed, it will most likely cross the switching threshold
since the delay τ in Fig. 11.12 represents an entire gate delay.
There is another means by which mixed-rail outputs can be produced ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951