Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
510 CHAPTER 11 / SYNCHRONOUS FSM DESIGN CONSIDERATIONS
logic and take no corrective action on these s-hazards. Then, in configuring
a circuit layout try to minimize parasitic effects by minimizing lead lengths
between the flip-flops and output logic. If the logic character of the flip-flops is
unknown, always add hazard cover for all internally coupled terms in the output
logic for which a valid hazardous transition exists. Note that Fig. 11.13 applies
to any PLD in which the internal flip-flops lack Q(L) outputs.
r
If the outputs of FSM A are the inputs to another FSM B, take caution in assuming
that logic noise (e.g., s-hazards) from FSM A will be filtered ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951