Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
520 CHAPTER 11 / SYNCHRONOUS FSM DESIGN CONSIDERATIONS
a circuit or programming the routing paths in FPGAs. Try to avoid obvious sources of
asymmetric path delays, particularly those associated with the system clock leads. Often, a
conscious effort in this regard can save much time and expense.
11.6 CLOCK SOURCES AND CLOCK SIGNAL SPECIFICATIONS
Various timing problems relative to the clock waveform have been discussed, but no mention
has been made of the clock signal source and specifications. How, in fact, is a high-frequency,
highly precise clock waveform produced, and how must it be specified so as to perform
predictably as the system clock to a
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951