Skip to Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
11.9 APPLICATIONS TO THE DESIGN OF MORE COMPLEX STATE MACHINES 535
FIGURE 11.37
(a) Output race glitch (ORG) analysis showing conditions for a race-glitch-free output. (b) The output
K-map and the minimum hazard-free output function.
and initialization circuits. Presented in Fig. 11.38 are the NS K-maps for one- to three-pulse
generator of Fig. 11.36 assuming the use of D flip-flops. The resulting minimum NS and
output functions are easily seen to be
D
A
=
¯
AB(SW
1
) + AB(SW
0
)
D
B
=
¯
AB(SW
1
) +
¯
CS(SW
1
) +
¯
CS(SW
0
)
D
C
= S + A + B
P = A(CK) + B(CK)
, (11.10)
which represent a total gate/input tally of 10/26 in two-level logic. Notice the shared PI,
¯
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

The Electrical Engineering Handbook

The Electrical Engineering Handbook

Wai Kai Chen
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin

Publisher Resources

ISBN: 9780126912951