Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
FIGURE 12.34
External logic necessary for self-correction of the twisted ring counter designed with a USR.
(a) K-map and minimum cover for the S
0
mode control. (b) K-map and minimum cover for the
left-shift serial input. (c) Logic diagram showing external logic and a parallel load of 0001 required
for self-correction.
FIGURE 12.35
Analysis of a 4-bit near-maximum length ALFSR counter. (a) Logic diagram. (b) Truth table showing
clock pulses and sequence of states. (c) State diagram for the 16 states.
595
596 CHAPTER 12 / MODULE AND BIT-SLICE DEVICES
that is to be analyzed. The D flip-flops are connected in a series for right shifting with
feedback C D
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951