Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
636 CHAPTER 13 / ALTERNATIVE SYNCHRONOUS FSM ARCHITECTURES
a 4-to-1 MUX is indicated by the compressed EV K-maps in Fig. 13.21a. For this example,
the 8-to-1 MUX will be used. Predictably, there is similarity between Eqs. (13.8) and (13.4).
Shown in Fig. 13.22 is the implementation of the FSM in Fig. 13.20a centered around
the parallel loadable up/down counter of Fig. 12.26. A state decoder is used primarily to
reduce the external gate logic required to generate the four outputs. The choice is made to
implement the count enable and direction controls, EN and D/
¯
U , by using 8-to-1 MUXs
although, in the latter case, discrete logic or a 4-to-1 MUX would make more efficient use
of hardware. An additional gate would be necessary to produce the p-term
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951