Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
680 CHAPTER 13 / ALTERNATIVE SYNCHRONOUS FSM ARCHITECTURES
the Start signal. The count begins at the particular setting of the switches and
ends when the count reaches zero. The pulses are to be generated with active
clock by the Pulse output from the controller, and the counters are to count
with inactive clock on each rising edge of the Count command CNT from the
controller. An END(L) signal from the counters ends the count process when
zero has been reached. Make certain that the counters are loaded at least one
clock period before the CNT and Pulse signals are issued by the controller. Plan
to use four states for the controller design, and make ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951