Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
706 CHAPTER 14 / ASYNCHRONOUS STATE MACHINE DESIGN AND ANALYSIS
FIGURE 14.21
Example of an externally initiated s-hazard in the RET D latch. (a) State diagram. (b) NS K-map
and minimum cover based on the LPD model. (c) Logic circuit derived from Eq. (14.13). (d) Timing
diagram for the D latch without hazard cover showing oscillation effect of s-hazard. (e) Timing
diagram with hazard cover showing elimination of the hazard.
LPD model with the state diagram, the NS K-map and minimum cover result as shown in
Fig. 14.21b. The NS function is easily read to be
Y = DCK + y
CK + yD

Hazard
cover
, (14.13)
6
1D1
which includes hazard cover, the ANDed residue of ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951