Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
14.10 DETECTION AND ELIMINATION OF TIMING DEFECTS 711
it is only the delay through an inverter that is the causal effect, there is the possibility
that the FSM will function properly even without hazard cover. But since this cannot be
assured, hazard cover must be added. Again, this should be considered as standard operating
procedure in dealing with static hazards in the NS logic as well as the output logic.
14.10.4 Essential Hazards in Asynchronous FSMs
Elimination of all endless cycles, critical races and static hazards from an asynchronous FSM
operated in the fundamental mode does not ensure proper operation of the FSM. Certain
noncombinational hazards produced by explicitly located asymmetric path delays in gates
and/or on leads are guaranteed ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951