Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
14.17 ANALYSIS OF FUNDAMENTAL MODE STATE MACHINES 741
3. Both PLA and PAL implementations can be initialized into an all-zero state by adding
a sanity input to each p-term as shown in Fig. 14.32a. If it is necessary to initialize
a PLA or PAL into an all one state, introduce each y-variable as a separate p-term
and connect Sanity(H ) to it. Obviously, it is easier to initialize 1’s than 0’s in a
NAND-centered PLD. The reverse is true for a NOR-centered PLD.
4. Whereas FPGAs are attractive PLDs for synchronous FSM design, they can be
a source of almost limitless consternation to the designer if used carelessly for
fundamental mode FSM design. The reason for this lies in the fact that routing delays
can seriously alter the timing behavior of asynchronous ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951