Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
16.2 EXTERNALLY ASYNCHRONOUS/INTERNALLY CLOCKED SYSTEMS 821
system, externally for the conventional approach. For reference purposes, the following are
examples of the overlap between the two approaches:
1. DFLOPs can be converter to either TFLOPs or JKFLOPs, as is done for D flip-flops
in Section 10.8.
2. The design and analysis of FSMs by using the EAIC system follows the discussion
for synchronous FSMs in Sections 10.12, 10.13, and 11.9.
3. Logic noise (including ORGs and static hazards) in the output functions of EAIC
FSMs can be filtered by using conventional edge triggered D flip-flops as discussed
in Subsection 11.2.2. In contrast to synchronous FSMs, the filtering D flip-flops should
be triggered in phase to the internal clock.
4. Sanity circuits and ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951