Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
828 CHAPTER 16 / EXTERNALLY ASYNCHRONOUS/INTERNALLY CLOCKED
FIGURE 16.18
NS K-maps plotted from the state diagram for the 3-input SAM in Fig. 16.17a.
Notice that there are a total of 22 p-terms for these three expressions, including four shared
PIs. Thus, the PLA required by Eqs. (16.9) must have minimum dimensions of 8 ×22 ×3.
It is important to note that because of the nature of the state code assignments together with
the NS instructions, static hazards are not possible in the optimized expressions for Y 2, Y 1,
and Y 0 functions given by Eqs. (16.9).
Alternative approaches to the implementation of the NS-forming logic of the SAM are
possible. A nonregistered ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951