Skip to Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
4.6 ENTERED VARIABLE K-MAP MINIMIZATION 163
FIGURE 4.33
(a) First-order compression plot and submaps for the function f in Eq. (4.45). (b) Minimum SOP
cover and (c) minimum POS cover.
into the third-order K-map in Fig. 4.33a, a first-order compression with a Map Key of 2.
Here, the subfunctions are presented in their simplest form yet preserving all canonical
information. In Figs. 4.33b and 4.33c are shown the minimum SOP and POS covers for this
function, which produce the expressions
f
SOP
=
¯
BD +
¯
ABC + A
¯
B
f
POS
=(A + B + D)(
¯
B +
¯
D)(
¯
A +
¯
B),
(4.46)
both of which have a gate/input tally of 4/10. In extracting the minimum expressions of
Eqs. (4.46), the loop-out ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

The Electrical Engineering Handbook

The Electrical Engineering Handbook

Wai Kai Chen
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin

Publisher Resources

ISBN: 9780126912951