Skip to Main Content
Engineering Digital Design
book

Engineering Digital Design

by Richard F. Tinder
January 2000
Intermediate to advanced content levelIntermediate to advanced
884 pages
29h 39m
English
Academic Press
Content preview from Engineering Digital Design
198 CHAPTER 5 / FUNCTION MINIMIZATION
device, meaning two units of path delay as implied by the defining relations for XOR and
EQV given by Eqs. (3.4) and (3.5). But the emergence of CMOS IC technology has moved
the XOR and EQV gates close to single-level gates with respect to compactness and speed,
as is evident from Figs. 3.26 and 3.27. The term multilevel, as used in this text, means the
use of XOR and/or EQV gates together with two-level logic to form multiple levels of path
delay as measured from input to output.
The concept of minimization, as used in this text, is presented in terms of three degrees.
A minimum result is one that yields the lowest gate/input tally for a particular method used,
for example, a two-level minimum result, but may
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Top-Down Digital VLSI Design

Top-Down Digital VLSI Design

Hubert Kaeslin
Engineering Physics

Engineering Physics

S. Mani Naidu
Analog Integrated Circuit Design, 2nd Edition

Analog Integrated Circuit Design, 2nd Edition

Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog Circuit Design Volume Three

Analog Circuit Design Volume Three

Bob Dobkin, John Hamburger

Publisher Resources

ISBN: 9780126912951