Book description
The Practical, Start-to-Finish Guide to Modern Digital Design Verification
As digital logic designs grow larger and more complex, functional verification has become the number one bottleneck in the design process. Reducing verification time is crucial to project success, yet many practicing engineers have had little formal training in verification, and little exposure to the newest solutions. Hardware Design Verification systematically presents today's most valuable simulation-based and formal verification techniques, helping test and design engineers choose the best approach for each project, quickly gain confidence in their designs, and move into fabrication far more rapidly. College students will find that coverage of verification principles and common industry practices will help them prepare for jobs as future verification engineers.
Author William K. Lam, one of the world's leading experts in design verification, is a recent winner of the Chairman's Award for Innovation, Sun Microsystems' most prestigious technical achievement award. Drawing on his wide-ranging experience, he introduces the foundational principles of verification, presents traditional techniques that have survived the test of time, and introduces emerging techniques for today's most challenging designs. Throughout, Lam emphasizes practical examples rather than mathematical proofs; wherever advanced math is essential, he explains it clearly and accessibly.
Coverage includes
Simulation-based versus formal verification: advantages, disadvantages, and tradeoffs
Coding for verification: functional and timing correctness, syntactical and structure checks, simulation performance, and more
Simulator architectures and operations, including event-driven, cycle-based, hybrid, and hardware-based simulators
Testbench organization, design, and tools: creating a fast, efficient test environment
Test scenarios and assertion: planning, test cases, test generators, commercial and Verilog assertions, and more
Ensuring complete coverage, including code, parameters, functions, items, and cross-coverage
The verification cycle: failure capture, scope reduction, bug tracking, simulation data dumping, isolation of underlying causes, revision control, regression, release mechanisms, and tape-out criteria
An accessible introduction to the mathematics and algorithms of formal verification, from Boolean functions to state-machine equivalence and graph algorithms
Decision diagrams, equivalence checking, and symbolic simulation
Model checking and symbolic computation
Simply put, Hardware Design Verification will help you improve and accelerate your entire verification process--from planning through tape-out--so you can get to market faster with higher quality designs.
Table of contents
- Copyright
- Prentice Hall Modern Semiconductor Design Series
- Preface
- Acknowledgments
- About the Author
- 1. An Invitation to Design Verification
-
2. Coding for Verification
- 2.1. Functional Correctness
- 2.2. Timing Correctness
- 2.3. Simulation Performance
- 2.4. Portability and Maintainability
- 2.5. âSynthesizability,â âDebugability,â and General Tool Compatibility
- 2.6. Cycle-Based Simulation
- 2.7. Hardware Simulation/Emulation
- 2.8. Two-State and Four-State Simulation
- 2.9. Design and Use of a Linter
- 2.10. Summary
- 2.11. Problems
-
3. Simulator Architectures and Operations
- 3.1. The Compilers
- 3.2. The Simulators
- 3.3. Simulator Taxonomy and Comparison
- 3.4. Simulator Operations and Applications
- 3.5. Incremental Compilation
- 3.6. Simulator Console
- 3.7. Summary
- 3.8. Problems
-
4. Test Bench Organization and Design
- 4.1. Anatomy of a Test Bench and a Test Environment
- 4.2. Initialization Mechanism
- 4.3. Clock Generation and Synchronization
- 4.4. Stimulus Generation
- 4.5. Response Assessment
- 4.6. Verification Utility
- 4.7. Test Bench-to-Design Interface
- 4.8. Common Practical Techniques and Methodologies
- 4.9. Summary
- 4.10. Problems
-
5. Test Scenarios, Assertions, and Coverage
- 5.1. Hierarchical Verification
- 5.2. Test Plan
- 5.3. Pseudorandom Test Generator
- 5.4. Assertions
- 5.5. SystemVerilog Assertions
- 5.6. Verification Coverage
- 5.7. Summary
- 5.8. Problems
-
6. Debugging Process and Verification Cycle
- 6.1. Failure Capture, Scope Reduction, and Bug Tracking
- 6.2. Simulation Data Dumping
-
6.3. Isolation of Underlying Causes
- 6.3.1. Reference Value, Propagation, and Bifurcation
- 6.3.2. Forward and Backward Debugging
- 6.3.3. Tracing Diagram
- 6.3.4. Time Framing
- 6.3.5. Load, Driver, and Cone Tracing
- 6.3.6. Memory and Array Tracing
- 6.3.7. Zero Time Loop Constructs
- 6.3.8. The Four Basic Views of Design
- 6.3.9. Typical Debugger Functionality
- 6.4. Design Update and Maintenance: Revision Control
- 6.5. Regression, Release Mechanism, and Tape-out Criteria
- 6.6. Summary
- 6.7. Problems
- 7. Formal Verification Preliminaries
- 8. Decision Diagrams, Equivalence Checking, and Symbolic Simulation
- 9. Model Checking and Symbolic Computation
- Bibliography
Product information
- Title: Hardware Design Verification: Simulation and Formal Method-Based Approaches
- Author(s):
- Release date: March 2005
- Publisher(s): Pearson
- ISBN: 9780131433472
You might also like
book
Formal Verification
Formal Verification: An Essential Toolkit for Modern VLSI Design presents practical approaches for design and validation, …
audiobook
Generative AI in the Real World: Chip Huyen on Finding Business Use Cases for Generative AI
O’Reilly’s Generative AI in the Enterprise survey reported that people have trouble coming up with appropriate …
book
Data Mining: Concepts and Techniques, 3rd Edition
Data Mining: Concepts and Techniques provides the concepts and techniques in processing gathered data or information, …
book
Designing Machine Learning Systems
Machine learning systems are both complex and unique. Complex because they consist of many different components …