John Holmen; Alan Humphrey; Martin Berzins SCI Institute and School of Computing, University of Utah, USA
This chapter discusses application usage of the “reserved” core on an Intel Xeon Phi coprocessor through an examination of multiple thread placement strategies. In doing so, this chapter also seeks to extend discussion on less conventional thread management techniques when using a centralized scheduler model, and look at the interoperability of MPI and PThreads.
Reverse Monte-Carlo ray tracing
Get High Performance Parallelism Pearls Volume Two now with O’Reilly online learning.
O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.