Index

Note: Page numbers followed by “f” and “t” refer to figures and tables, respectively.

A

affinity_partitioner, 178–179, 178, 179f
-align rec64byte, 143
-align recnbyte, 143
ALIGNED clauses, 134
Aligned version, of loop, 160f
allocate_huge_pages(), 289
Architecture, of coprocessor, 8f, 243
benchmarks, 267
cache organization and memory access consideration, 251–252
card design, 245–246
individual core architecture, 247–249
instruction and multithread processing, 249–251
PCIe system interface and DMA, 257–260
DMA capabilities, 258–260
power management capabilities, 260–262
prefetching, 252–253
reliability, availability, and serviceability (RAS), 263–265
machine check architecture (MCA), 264–265
system management controller (SMC), 265–266

Get Intel Xeon Phi Coprocessor High Performance Programming now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.