Skip to Main Content
Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles
book

Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

by James S. Evans - Lawrence University, Gregory L. Trimper - viika
April 2003
Intermediate to advanced content levelIntermediate to advanced
576 pages
15h 13m
English
Pearson
Content preview from Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

Exercises

1:Suppose that a computer architecture with a 16-bit instruction word allocates a 4-bit field for opcodes and two 6-bit fields for operands.
  1. What is the maximum number of opcodes?

  2. What is the maximum number of locations that can be accessed by direct addressing?

2:What is the maximum overall effective number of detailed opcodes, taking into account not only the major opcode field of instructions but also the template targeting of instructions to one of five kinds of specialized CPU functional units in an implementation of Itanium architecture? How many bits would have been necessary to achieve the same effect in an ordinary opcode field as more typically seen for other ISA architectures?
3:What criterion based upon binary representation ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

ARM System Developer's Guide

ARM System Developer's Guide

Andrew Sloss, Dominic Symes, Chris Wright
Intel Xeon Phi Processor High Performance Programming, 2nd Edition

Intel Xeon Phi Processor High Performance Programming, 2nd Edition

James Jeffers, James Reinders, Avinash Sodani

Publisher Resources

ISBN: 0131013726Purchase book