Skip to Main Content
Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles
book

Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

by James S. Evans - Lawrence University, Gregory L. Trimper - viika
April 2003
Intermediate to advanced content levelIntermediate to advanced
576 pages
15h 13m
English
Pearson
Content preview from Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

4.3. Bit Encoding for Itanium Instructions

Numerous type A Itanium instructions can share the same major opcode. They are differentiated from one another by a 2-bit opcode extension field in bits <35:34>. Most also have a second 2-bit opcode extension field in bits <28:27>, a 4-bit opcode extension field in bits <32:29>, and a 1-bit reserved opcode extension field in bit <33>.

Table 4-2 illustrates the bit encodings for the Itanium addition and subtraction instructions; nobody need actually memorize binary values for the machine instructions of any modern architecture. Compilers and assemblers convert human-readable mnemonic alphanumeric opcodes into binary machine instructions. Symbolic debuggers interpret binary machine instructions back into ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

ARM System Developer's Guide

ARM System Developer's Guide

Andrew Sloss, Dominic Symes, Chris Wright
Intel Xeon Phi Processor High Performance Programming, 2nd Edition

Intel Xeon Phi Processor High Performance Programming, 2nd Edition

James Jeffers, James Reinders, Avinash Sodani

Publisher Resources

ISBN: 0131013726Purchase book