Skip to Main Content
Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles
book

Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

by James S. Evans - Lawrence University, Gregory L. Trimper - viika
April 2003
Intermediate to advanced content levelIntermediate to advanced
576 pages
15h 13m
English
Pearson
Content preview from Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

5.6. DOTCLOOP: Using the Loop Count Register

Counted loops (DO in FORTRAN, for in C) are common, frequently nested, structures in application programming. Efficient handling of innermost loops is highly important for good software engineering.

The Itanium architecture provides specialized facilities to implement these loops efficiently using the application register ar.lc (the loop count register) and the branch instruction br.cloop. The ar.lc register is a required member of a set of as many as 128 application registers in addition to the general, predicate, branch, and floating-point registers already mentioned. Appendix D describes the many types of Itanium processor registers, while Appendix C lists the many varieties of branch instructions. ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

ARM System Developer's Guide

ARM System Developer's Guide

Andrew Sloss, Dominic Symes, Chris Wright
Intel Xeon Phi Processor High Performance Programming, 2nd Edition

Intel Xeon Phi Processor High Performance Programming, 2nd Edition

James Jeffers, James Reinders, Avinash Sodani

Publisher Resources

ISBN: 0131013726Purchase book