Skip to Main Content
Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles
book

Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

by James S. Evans - Lawrence University, Gregory L. Trimper - viika
April 2003
Intermediate to advanced content levelIntermediate to advanced
576 pages
15h 13m
English
Pearson
Content preview from Itanium® Architecture for Programmers: Understanding 64-Bit Processors and EPIC Principles

10.5. Modulo Scheduling a Loop

In Chapter 5, we compared two programs, DOTLOOP and DOTCLOOP, the latter of which used the Itanium loop count register. Here we show how the same basic code fragment can be analyzed for modulo scheduling.

VLIW processor designs did not attain commercial success, in part, because software had to be recompiled for each new implementation. This section demonstrates two different Itanium instruction schedules that develop two different EPIC solutions to the obstacles of implementation dependency that exist in pure VLIW architectural designs.

10.5.1. DOTCTOP: Implementation-Independent Schedule

In this section, we develop a pipelined instruction schedule based upon an idealized, convenient fiction: We pretend that every ...

Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

ARM System Developer's Guide

ARM System Developer's Guide

Andrew Sloss, Dominic Symes, Chris Wright
Intel Xeon Phi Processor High Performance Programming, 2nd Edition

Intel Xeon Phi Processor High Performance Programming, 2nd Edition

James Jeffers, James Reinders, Avinash Sodani

Publisher Resources

ISBN: 0131013726Purchase book