46 5. MVL SWITCHING NETWORKS
As r increases, the number of partially covering values increases dramatically as can be
observed by the comparison of the Hasse diagrams in Figure 5.1 for r D 2 and r D 3. From
observation of the form of the monolithic transfer matrix of the example ternary MVSN given in
Equation 5.2, it is apparent that two possible output responses are h00j and h02j. Both of these
output responses can be obtained with a single simulation by specifying an input stimulus vector
in the form of h0tj or h0t
02
j. To illustrate this technique, the expect calculation is carried as
h0tjT D .h00j C h01j C h02j/T
D
1 1 1 0 0 0 0 0 0
2
6
6
6
6
6
6
6
6
6
6
6
6
6
4
1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 1 0
0 0 1 0 0 0 0 0 0
0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 1 0
0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0
3
7
7
7
7
7
7
7
7
7
7
7
7
7
5
D
1 0 1 0 0 0 0 0 0
D h0t
02
j D h00jC h02j:
Likewise, if a partial covering value such as
h
t
01
t
12
j is specified as an input stimulus, the
simulation will produce an output vector that covers two distinct output values each with a mul-
tiplicity of two as can be seen by
ht
01
t
12
jT D .h00jC h01j C h 02j/T
D
0 1 1 0 1 1 0 0 0
2
6
6
6
6
6
6
6
6
6
6
6
6
6
4
1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 1 0
0 0 1 0 0 0 0 0 0
0 0 0 0 0 0 0 1 0
0 0 0 0 0 0 0 1 0
0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0
3
7
7
7
7
7
7
7
7
7
7
7
7
7
5
D
0 0 2 0 0 0 0 2 0
D 2
0 0 1 0 0 0 0 1 0
D 2.h02j C h21j/:
5.4 MVSN JUSTIFICATION
e concept of a justification matrix as previously derived for the binary radix r D 2 is also easily
extended to the MVSN case. e multiplication is performed as hf
i
jT
J
where T
J
is the justi-

Get Modeling Digital Switching Circuits with Linear Algebra now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.