[bib12_biblio01]  D. C. Pham et al., “Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor,” IEEE Journal of Solid-State Circuits, Vol. 41, No. 1, January 2006, pp. 179–196.
[bib12_biblio02]  G. De Micheli and L. Benini, “Networks on Chips,” Systems on Silicon Series, 2006, Morgan Kaufmann.
[bib12_biblio03]  J. Duato, S. Yalamanchili and L. Ni, Interconnection Networks—An Engineering Approach, Morgan Kaufmann, 2002.
[bib12_biblio04]  W. J. Dally, “Express cubes: Improving the performance of k-ary n-cube interconnection networks,” IEEE Transactions on Computers, Vol. 40, No. 9, September 1991, pp. 1016–1023.
[bib12_biblio05]  S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, ...