O'Reilly logo

Real World FPGA Design with Verilog by Ken Coffman - President, Bytech Services

Stay ahead with the world's most comprehensive technology and business learning platform.

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, tutorials, and more.

Start Free Trial

No credit card required

Chapter 3 A Digital Circuit Toolbox

This chapter presents some fundamental digital design concepts implemented in Verilog.

VERILOG HIERARCHY REVISITED

Verilog uses a powerful method of isolating and maintaining identifiers. A module which is not instantiated by other modules will be considered as a top module. The top module will generally instantiate other modules which will appear underneath it in the design hierarchy. This top module is called the root module. The design identifiers include module instances, tasks, functions, or named begin/end blocks.

Each design identifier creates a new branch of the hierarchy tree. Each node of the tree is unique and contains identifiers which will not conflict with other identifiers in other branches ...

With Safari, you learn the way you learn best. Get unlimited access to videos, live online training, learning paths, books, interactive tutorials, and more.

Start Free Trial

No credit card required