Skip to Main Content
Switch/Router Architectures
book

Switch/Router Architectures

by Dr. James Aweya
June 2018
Intermediate to advanced content levelIntermediate to advanced
336 pages
10h 25m
English
Wiley-IEEE Press
Content preview from Switch/Router Architectures

Index

A

  • access control lists (ACLs)
  • address:
    • broadcast
    • destination
    • Ethernet MAC
    • group (multicast)
    • hardware
    • individual (unicast)
    • locally administered
    • multicast
    • physical
    • source
    • unicast
    • universally administered
  • Address Resolution Protocol (ARP)
  • address table
  • adjacency information base (AIB). see adjacency table
  • adjacency table
  • administrative distance
  • ARP cache
  • ARP table. see ARP cache

B

  • bit ordering
  • blocking:
    • head-of-line blocking (HOL)
    • internal blocking
    • output blocking
  • broadcast address
  • bus:
    • burst mode
    • bus bandwidth
    • bus interfacing
    • bus speed
    • bus width
    • control bus
    • data bus
    • hierarchical bus architecture
    • pipelining mode
    • result bus
  • byte ordering

C

  • centralized forwarding
  • centralized functions
  • centralized processor
  • channel multiplexing
  • committed information rate (CIR)
  • congestion avoidance
  • content addressable memory (CAM)
  • control engine
  • control plane
  • CPU rate limiting. see rate limiting
  • crossbar

D

  • data plane
  • Deficit Round Robin (DRR)
  • device access control
  • differentiated services code point (DSCP) transparency
  • distributed forwarding
  • distributed functions
  • distributed output buffered
  • Domain Name System (DNS)
  • Drop Eligible Indicator (DEI)
  • Dynamic Host Configuration Protocol (DHCP)

E

  • endian:
    • big
    • little
  • equal-cost multipath (ECMP)
  • EtherChannel. see Link Aggregation
  • Ethernet:
    • bit ordering
    • frame format
    • length encapsulation
    • tagged frames
    • type encapsulation
  • Ethernet frame:
    • data
    • destination address
    • Frame Check Sequence (FCS)
    • preamble
    • source address
    • start-of-frame ...
Become an O’Reilly member and get unlimited access to this title plus top books and audiobooks from O’Reilly and nearly 200 top publishers, thousands of courses curated by job role, 150+ live events each month,
and much more.
Start your free trial

You might also like

Software Architect’s Handbook

Software Architect’s Handbook

Joseph Ingeno
Interconnection Networks

Interconnection Networks

Jose Duato, Sudhakar Yalamanchili, Lionel Ni
Algebraic and Stochastic Coding Theory

Algebraic and Stochastic Coding Theory

Dave K. Kythe, Prem K. Kythe

Publisher Resources

ISBN: 9781119486152Purchase book