[bib02_0107] [Barnhart 2002] C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, A. Ferko, B. Keller, D. Scott, B. Koenemann, and T. Onodera, Extending OPMISR beyond 10x scan test efficiency, IEEE Design & Test of Computers, 19(5), pp. 65–73, May/June 2002.

[bib02_0108] [Bayraktaroglu 2001] I. Bayraktaroglu and A. Orailoglu, Test volume and application time reduction through scan chain concealment, in Proc. Design Automation Conf., pp. 151–155, June 2001.

[bib02_0109] [Bayraktaroglu 2003] I. Bayraktaroglu and A. Orailoglu, Concurrent application of compaction and compression for test time and data volume reduction in scan designs, IEEE Trans. on Computers, 52(11), pp. 1480–1489, November 2003.

[bib02_0110] [Beck 2005] M. Beck, O. Barondeau, M. ...

Get System-on-Chip Test Architectures: Nanometer Design for Testability now with O’Reilly online learning.

O’Reilly members experience live online training, plus books, videos, and digital content from 200+ publishers.